 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| EM MICROELECTRONIC - MARIN SA EM4095 Read/Write analog front end for 125kHz RFID Basestation Description The EM4095 (previously named P4095) chip is a CMOS integrated transceiver circuit intended for use in an RFID basestation to perform the following functions: antenna driving with carrier frequency AM modulation of the field for writable transponder AM demodulation of the antenna signal modulation induced by the transponder communicate with a microprocessor via simple interface. Features Integrated PLL system to achieve self adaptive carrier frequency to antenna resonant frequency No external quartz required 100 to 150 kHz carrier frequency range Direct antenna driving using bridge drivers Data transmission by OOK (100% Amplitude Modulation) using bridge driver Typical Operating Configuration Read Only Mode RDY/CLK 1 2 3 16 15 14 - Data transmission by Amplitude Modulation with externally adjustable modulation index using single ended driver Multiple transponder protocol compatibility (Ex: EM400X, EM4050, EM4150, EM4070, EM4170, EM4069....) Sleep mode 1A USB compatible power supply range 40 to +85C temperature range Small outline plastic package SO16 Applications Car immobiliser Hand held reader Low cost reader Pin Assignment SO16 CDC2 CFCAP SHD DEMOD_OUT MOD CAGND CDEC VSS RDY/CLK ANT1 DC2 FCAP SHD DEMOD_OUT MOD AGND CDEC_IN CDEC_OUT +5V LA CRES CDV1 CDV2 +5V 4 5 6 7 8 EM4095 P4095 13 12 11 10 9 P DVDD DVSS ANT2 VDD DEMOD_IN Fig. 1 Fig. 3 Read/Write Mode RDY/CLK 1 2 3 16 15 14 CDC2 CFCAP SHD DEMOD_OUT MOD CAGND CDEC LA CRES CDV1 CDV2 +5V 4 5 6 7 8 EM4095 P4095 13 12 11 10 9 P +5V Fig. 2 Copyright 2002, EM Microelectronic-Marin SA 1 www.emmicroelectronic.com EM4095 System principle Transponder Transceiver R/W configuration RDY/CLK 1 2 3 16 15 14 Coil1 Read Only and R/W Chip Coil2 CDC2 CFCAP SHD DEMOD_OUT MOD CAGND CDEC +5V LA CRES CDV1 CDV2 +5V 4 5 6 7 8 EM4095 13 12 11 10 9 P UPLINK Signal on Transceiver coil Signal on Transponder coil DOWNLINK Signal on Transceiver coil Signal on Transponder coil RF Carrier Data RF Carrier Data Fig. 4 Copyright 2002, EM Microelectronic-Marin SA 2 www.emmicroelectronic.com EM4095 Absolute Maximum Ratings Parameter Storage temperature Maximum voltage at VDD Minimum voltage at VDD Max. voltage other pads Min. voltage other pads Max. junction temperature Electrostatic discharge max. to MIL-STD-883C method 3015 against VSS Electrostatic discharge max. to MIL-STD-883C method 3015 (only for pins ANT1 and ANT2) against VSS Maximum Input/Output current on all pads except VDD, VSS, DVDD, DVSS, ANT1, ANT2, RDY/CLK Maximum AC peak current on ANT1 and ANT2 pads 100 kHz duty cycle 50% Symbol Conditions TSTO -55 to +150C VDDmax VSS+6V VDDmin VSS -0.3V VMAX VDD +0.3V VMIN VSS -0.3V TJMAX +125C VESD VESD_ANT 4000V 10000V Handling Procedures This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the voltage range. Unused inputs must always be tied to a defined logic voltage level. Operating Conditions Parameter Operating junction temperature Supply voltage Antenna circuit resonant frequency AC peak current on ANT1 & ANT2 pads CFCAP CDEC CDC2 CAGND Package thermal resistor SO16 Symb TJ VDD FRES IANT * * * 100 69 10 100 6.80 70 Min -40 4.1 100 Typ Max +110 5.5 150 250 * * * 220 71 Units C V kHz mA nF nF nF nF C/W 5 125 IIMAX IOMAX IANTmax 10mA 300mA Rth j-a Stresses above these listed maximum ratings may cause permanent damages to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction. * 10% tolerance capacitors should be used ** According to 1S2P JEDEC test board Due to antenna driver current the internal junction temperature is higher than ambient temperature. Please calculate ambient temperature range from max. antenna current and package Thermal Resistor. It is the user's responsibility to guarantee that TJ remains below 110C. Supply voltage (VDD and DVDD pads) must be blocked by a 100nF capacitor (to VSS) as close as possible to the chip Copyright 2002, EM Microelectronic-Marin SA 3 www.emmicroelectronic.com EM4095 Electrical and Switching Characteristics: Parameters specified below are valid only in case the device is used according to Operating Conditions defined on previous page. VSS=DVSS=0V, VDD =DVDD = 5V, Tj = -40 to 110C, unless otherwise specified Parameter Symbol Test Conditions Min Typ Max Units Supply current in sleep mode IDDsleep 1 2 A Supply current excluding drivers IDDon 5 7 mA current VAGND AGND level Note 1 2.35 2.5 2.65 V Logic signals SHD, MOD, DEMOD_OUT Input logic high Input logic low Output logic high Output logic low MOD pull down resistor SHD pull up resistor PLL Antenna capture frequency range Antenna locking frequency range Drivers ANT drivers output resistance RDY/CLK driver output resistance AM demodulation DEMOD_IN common mode range VCM VSS + 0.5 VDD - 0.5 V DEMOD_IN input sensitivity Vsense Note 2 0.85 2 mVpp Note 1: AGND is a EM4095 internal reference point. Any external connection except specified capacitor to VSS may lead to device malfunction. Note 2: Modulating signal 2Khz square wave on 125 kHz carrier, total signal inside VCM Vsense VIH VIL VOH VOL RPD RPU 0.8VDD 0.2VDD ISOURCE=1mA ISINK=1mA 0.2VDD 0.8VDD 0.9VDD 20 20 50 50 0.1VDD 90 90 V V V V k k FANT_C FANT_L 100 100 150 150 kHz kHz RAD RCL IANT=100mA IRDY/CLK=10mA 3 12 9 36 Copyright 2002, EM Microelectronic-Marin SA 4 www.emmicroelectronic.com EM4095 Timing Characteristics: Parameters specified below are valid only in case the device is used according to Operating Conditions defined on previous page. VSS=DVSS=0V, VDD=DVDD = 5V Parameter Symbol Test Conditions Typ Max Units Set-up time after a sleep period Tset 25 35 ms Time from full power to modulation Tmdon antenna circuit specifications: 50 s Q=15,FRES=125Khz state modulation index: 100% AM demodulation: Delay time from Tpd Modulating signal 2Khz square 40 100 s input to output wave 10mVpp Recovery time of reception after Trec Note 1 400 500 s antenna modulation Note 1: RF period is time of one period transmitted on ANT outputs (at 125 kHz 8s). Trec after antenna modulation receiver chain is ready to demodulate. The condition is of course that the amplitude on antenna has already reached its steady state by that time (this depends on Q of antenna). See also Application Notes. Block Diagram VDD VSS SHD AGND FCAP to all blocks to all blocks to all blocks BIAS & AGND BIAS & AGND to all blocks SHORT DETECTION & READY RDY/CLK LOCK LOOP FILTER HOLD VCO & SEQUENCER ANTENNA DRIVERS DVDD ANT1 ANT2 DVSS MOD SYNCHRO DMOD_IN SAMPLER FILTER COMPARATOR DMOD_OUT CDEC_OUT CDEC_IN DC2 Fig. 5 Copyright 2002, EM Microelectronic-Marin SA 5 www.emmicroelectronic.com EM4095 Functional Description General The EM4095 is intended to be used with an attached antenna circuit and a microcontroller. Few external components are needed to achieve DC and RF filtering, current sensing and power supply decoupling. A stabilised power supply has to be provided. Please refer to EM4095 Application Notes for advice. Device operation is controlled by logic inputs SHD and MOD. When SHD is high EM4095 is in sleep mode, current consumption is minimised. At power up the input SHD has to be high to enable correct initialisation. When SHD is low the circuit is enabled to emit RF field, it starts to demodulate any amplitude modulation (AM) signal seen on the antenna. This digital signal coming from the AM demodulation block is provided through DEMOD_OUT pin to the microcontroller for decoding and processing. High level on MOD pin forces in tri-state the main antenna drivers synchronously with the RF carrier. While MOD is high the VCO and AM demodulation chain are kept in state before the MOD went high. This ensures fast recovery after MOD is released. The switching ON of VCO and AM demodulation is delayed by 41 RF clocks after falling edge on MOD. In this way the VCO and AM demodulation operating points are not perturbed by startup of antenna resonant circuit. Analog Blocks The circuit performs the two functions of an RFID basestation, namely: transmission and reception. Transmission involves antenna driving and AM modulation of the RF field. The antenna drivers deliver a current into the external antenna to generate the magnetic field. Reception involves the AM demodulation of the antenna signal modulation induced by the transponder. This is achieved by sensing the absorption modulation applied by the tag (transponder). Transmission Referring to the block diagram, transmission is achieved by a Phase Locked Loop (PLL) and the antenna drivers. Drivers The antenna drivers supply the reader basestation antenna with the appropriate energy. They deliver current at the resonant frequency which is typically 125 kHz. Current delivered by drivers depends on Q of external resonant circuit. It is strongly recommended that design of antenna circuit is done in a way that maximum peak current of 250 mA is never exceeded (see Typical Operating Configuration for antenna current calculation). Another limiting factor for antenna current is Thermal Convection of package. Maximum peak current should be designed in a way that internal junction temperature does not exceed maximum junction temperature at maximum application ambient temperature. 100% modulation (field stop) is done by switching OFF the drivers. The ANT drivers are protected against antenna DC short circuit to the power supplies. When a short circuit has been detected the RDY/CLK pin is pulled low while the main driver is forced in tri-state. The circuit can be restarted by activating the SHD pin. Phase locked loop The PLL is composed of the loop filter, the Voltage Controlled Oscillator (VCO), and the phase comparator blocks. By using an external capacitive divider, pin DEMOD_IN gets information about the actual high voltage signal on antenna. Phase of this signal is compared with the signal driving antenna drivers. Therefore the PLL is able to lock the carrier frequency to the resonant frequency of the antenna. Depending on the antenna type the resonant frequency of the system can be anywhere in the range from 100 kHz to 150 kHz. Wherever the resonant frequency is in this range it will be maintained by the Phase Lock Loop. Reception The demodulation input signal for the reception block is the voltage sensed on the antenna. DEMOD_IN pin is also used as input to Reception chain. The signal level on the DEMOD_IN input must be lower than VDD-0.5V and higher than VSS+0.5V. The input level is adjusted by the use of an external capacitive divider. Additional capacitance of divider must be compensated by accordingly smaller resonant capacitor. The AM demodulation scheme is based on the "AM Synchronous Demodulation" technique. The reception chain is composed of sample and hold, DC offset cancellation, bandpass filter and comparator. DC voltage of signal on DEMOD_IN is set to AGND by internal resistor. The AM signal is sampled, the sampling is synchronised by a clock from VCO. Any DC component is removed from this signal by the CDEC capacitor. Further filtering to remove the remaining carrier signal, high and low frequency noise is made by second order highpass filter and CDC2. The amplified and filtered receive signal is fed to asynchronous comparator. Comparator output is buffered on output pin DEMOD_OUT. Copyright 2002, EM Microelectronic-Marin SA 6 www.emmicroelectronic.com EM4095 Signal RDY/CLK This signal provides the external microprocessor with clock signal which is synchronous with the signal on ANT1 and with information about EM4095 internal state. Clock signal synchronous with ANT1 indicates that PLL is in lock and that Reception chain operation point is set. When SHD is high RDY/CLK pin is forced low. After high to low transition on SHD the PLL starts-up, and the reception chain is switched on. After time TSET the PLL is locked and reception chain operation point has been established. At this moment the same signal which is being transmitted to ANT1 is also put to RDY/CLK pin indicating to microprocessor that it can start observing signal on DEMOD_OUT and giving at the same time reference clock signal. Clock on RDY/CLK pin is continuous, it is also present during time the ANT drivers are OFF due to high level on MOD pin. During the time TSET from high to low transition on SHD pin RDY/CLK pin is pulled down by 100 k pull down resistor. The reason for this is in additional functionality of RDY/CLK pin in case of AM modulation with index which is lower then 100%. In that case it is used as auxiliary driver which maintains lower amplitude on coil during modulation. (see also Typical Operating Configuration) Remark: Please refer to AN4095 for external components calculation and limits. Typical Operating Configuration Read Only Mode RDY/CLK 1 2 3 16 15 14 Read/Write mode (High Q factor antenna) RDY/CLK 1 16 15 14 RSER LA CRES CDV1 CDV2 +5V 2 3 4 5 6 7 8 CDC2 CFCAP SHD DEMOD_OUT MOD CAGND CDEC P4095 EM4095 12 11 10 9 13 P +5V Fig. 8 Read/Write mode (AM modulation) RDY/CLK RAM +5V 1 2 3 16 15 14 CDC2 CFCAP SHD DEMOD_OUT MOD CAGND CDEC LA CRES CDV1 CDV2 4 5 EM4095 P4095 13 12 11 10 9 P +5V 6 7 8 Fig. 9 CDC2 CFCAP SHD DEMOD_OUT MOD CAGND CDEC Figure 6 presents EM4095 used in Read Only mode. Pin MOD is not used. It is recommended to connect it to VSS. LA CRES CDV1 CDV2 +5V 4 5 6 7 8 P4095 EM4095 13 12 11 10 9 P +5V Figure 7 presents typical R/W configuration for OOK communication protocol reader to transponder (eg. EM4150). It is recommended to be used with low Q factor antennas (up to 15). When the antenna quality is high using configuration of figure 6 or 7 the voltage on antenna can arrive in the range of few hundred volts and antenna peak current may exceed its maximum value. In such a case the capacitive divider ratio has to be high thus limiting the sensitivity. For such case it is better to reduce antenna circuit quality by adding serial resistor. In this way the antenna current is lower and thus power dissipation of IC is reduced with practically the same performance (Fig. 8). In the case AM modulation communication protocol reader to transponder (eg. EM4069) is needed a single ended configuration has to be used (figure 9). When pin MOD is pulled high driver on ANT1 is put in three state, driver RDY/CLK continues driving thus maintaining lower antenna current. Modulation index is adjusted by resitor RAM. As mentioned above RDY/CLK signal becomes active only after the demodulation chain operating point is set. Before it is pulled down by high impedance pull down resistor (100 k) in order not to load ANT1 output. In the case of AM modulation configuration the total antenna current change at the moment RDY/CLK pin becomes active, so external microprocessor has to wait another TSET before it can start observing DEMOD_OUT. 7 www.emmicroelectronic.com Fig. 6 Read/Write mode (Low Q factor antenna) RDY/CLK 1 2 3 16 15 14 CDC2 CFCAP SHD DEMOD_OUT MOD CAGND CDEC +5V LA CRES CDV1 CDV2 +5V 4 5 6 7 8 P4095 EM4095 13 12 11 10 9 P Fig. 7 Copyright 2002, EM Microelectronic-Marin SA EM4095 Read Only mode with external peak detector RDY/CLK 1 2 3 16 15 14 CDC2 CFCAP SHD DEMOD_OUT MOD CAGND CDEC D1 C1 R1 +5V LA CRES CDV1 CDV2 +5V 4 5 6 7 8 EM4095 P4095 13 12 11 10 9 P As mentioned above for high Q antennas the voltage on antenna is high and read sensitivity is limited by demodulator sensitivity due to capacitive divider. Read sensitivity (and thus reading range) can be increased by using external envelope detector circuit. Input is taken on antenna high voltage side output is directly fed to CDEC_IN pin. However, the capacitor divider is still needed for PLL locking. Such configuration is shown in figure 5, the envelope detector is formed by three components: D1, R1 and C1. The configuration presented in figure 9 may also be used for read write applications but it has a drawback in the case fast recovery of reading is needed after communication reader to transponder is finished. The reason is in fact that DC voltage after diode D1 is lost during modulation and it takes very long time before it is established again. Figure 10 presents a solution to that problem. A high voltage NMOS transistor blocks the discharge path during modulation, so operating point is preserved. The signal controlling NMOS gate has to be put low synchronously with signal MOD, but it can be put high only after the amplitude on antenna has recovered after modulation. Fig. 10 Read/Write mode with external peak detector RDY/CLK 1 2 3 16 15 14 CDC2 CFCAP SHD DEMOD_OUT MOD CAGND CDEC D1 C1 R1 LA CRES CDV1 CDV2 +5V 4 5 6 7 8 P4095 EM4095 13 12 11 10 9 P PCB Layout Refer to "EM4095 Application Note" (App. Note 404) +5V Fig. 11 Copyright 2002, EM Microelectronic-Marin SA 8 www.emmicroelectronic.com EM4095 Pin Description SOIC 16 package Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 GND: IPD: Name Description Negative power supply (substrate) VSS RDY/CLK Ready flag and clock output, driver for AM modulation ANT1 Antenna driver Positive power supply for antenna drivers DVDD Negative power supply for antenna drivers DVSS ANT2 Antenna driver Positive power supply VDD DEMOD_IN Antenna sensing voltage CDEC_OUT DC blocking capacitor connection out CDEC_IN DC blocking capacitor connection in Analog ground AGND MOD A High level voltage modulates the antenna DEMOD_OUT Digital signal representing the AM seen on the antenna SHD A High level voltage forces the circuit into sleep mode FCAP PLL Loop filter capacitor DC2 DC decoupling capacitor reference ground PWR: power supply input with internal pull down IPU: input with internal pull up Type GND O O PWR GND O PWR ANA ANA ANA ANA IPD O IPU ANA ANA analog signal output ANA: O: Package and Ordering Information Dimensions of SOIC 16 Package (table in millimeters) Common Dimensions (mm) Min Nom Max 1.55 1.63 1.73 0.127 0.15 0.25 0.35 0.41 0.49 0.19 0.20 0.25 9.80 9.93 9.98 3.81 3.94 3.99 5.84 5.99 6.20 0.41 0.64 0.89 Symbol A A1 B C D E H L Fig. 12 Ordering Information Please make sure to give the complete part number when ordering. The EM4095 is available in the following package: Part Number EM4095HMSO16A Package SOIC 16 package Delivery Form stick Product Support Check our Web Site under Products/RF Identification section. Questions can be sent to cid@emmicroelectronic.com Copyright 2002, EM Microelectronic-Marin SA 9 www.emmicroelectronic.com EM4095 Appendix Equations Antenna resonant frequency f0: Peak to peak voltage on antenna is defined by following equation: 1 f0 = 2 LA C0 (1) V ANTpp = I ANT f 0 C 0 (6) Where C0 is resonant capacitor composed of CRES, CDV1 and CDV2: C0 = CRES + CDV 1 CDV 2 CDV 1 + CDV 2 To ensure correct operation of the AM demodulation chain, the AC peak to peak voltage on DEMOD_IN pin (VDMOD_INpp) has to be inside common mode range. Once peak to peak voltage on antenna is known the capacitor divider division factor can be calculated: (2) VDMOD _ INpp = V ANTpp Usually antenna coil is specified by its inductance (LA) and Q factor (QA). Serial resistance of antenna is defined by following equation: C DV 1 C DV 1 + C DV 2 (7) R ANT = 2f 0 L A QA Power dissipation is composed of power dissipated on ANT drivers and internal power consumption: (3) P = 2 I RMS 2 R AD + I DDon (VDD - VSS ) (7) The equations which follow are valid for bridge configuration as defined on Figures 1, 2 and 3. For figures 1 and 2 RSER has to be considered 0. The AC current amplitude at resonant frequency is defined as follows: Temperature increase of die due to power dissipation is: T = P RTh Where RTh is Package thermal resistor. (8) I ANT = Vdd - Vss 4 R ANT + RSER + 2 R AD (4) RMS antenna current (important for power dissipation calculation): I RMS = I ANT 2 (5) EM Microelectronic-Marin SA cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an EM Microelectronic-Marin SA product. EM Microelectronic-Marin SA reserves the right to change the circuitry and specifications without notice at any time. You are strongly urged to ensure that the information given has not been superseded by a more up-to-date version. (c) EM Microelectronic-Marin SA, 07/02, Rev. E/490 Copyright 2002, EM Microelectronic-Marin SA 10 www.emmicroelectronic.com |
Price & Availability of EM4095
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |